MCC092 Introduction to Integrated Circuit Design
MCC092 Introduction to Integrated Circuit Design
-
Uppladdad av Lena Peterson
Spelar 0This is a detailed explanation and expansion of adder problem 11.1 about the carry-skip adder. -
Uppladdad av Kjell Jeppson
Spelar 0Introduction to lab 4 and tips for the prelab 4 home assignment. -
Uppladdad av Kjell Jeppson
Spelar 0Introduction to lab 3 "layout" with prelub instructions -
Uppladdad av Kjell Jeppson
Spelar 0Animation of the most basic CMOS processing steps including MOSFET front-end-of-line (FEOL) processing steps and back-end-of-line (BEOL) inteconnect steps including… -
Uppladdad av Kjell Jeppson
Spelar 0This video explains the optimization of tapered buffers inserted for driving large capacitive loads. -
Uppladdad av Kjell Jeppson
Spelar 0A six step introduction to the static properties of a CMOS inverter in relation to the Tuesday exercise where we had a look at exercises 5.1 to 5.5 -
Uppladdad av Lena Peterson
Spelar 0 -
Uppladdad av Kjell Jeppson
Spelar 0An overview type of course introduction The Design Flow The MOSFET as a switch CMOS logic gates with pull-up and pull-down networks -
Uppladdad av Kjell Jeppson
Spelar 0Introduction to the MOSFET -
Uppladdad av Kjell Jeppson
Spelar 0In this 42 minute video some of the most important topics discussed during the course is discussed. An engineering twist is added by asking a number of… -
Uppladdad av Lena Peterson
Spelar 0In this video we explain how to lay out a CMOS circuit in the standard-cell style -
Uppladdad av Lena Peterson
Spelar 0This video explains geometric design rules -
Uppladdad av Lena Peterson
Spelar 0Here is Stavros' second Cadence tip on how to use markers to measure propagation delays -
Uppladdad av Lena Peterson
Spelar 0Here are some short Cadence tips from Stavros at the beginning of lab 2 on how to use labels to connect the components instead of having a bird's nest of wires. -
Uppladdad av Kjell Jeppson
Spelar 0Q & A session Path effort, path delay path parasitic delay, path branching effort, path effort delay