|
|
This is a detailed explanation and expansion of adder problem 11.1 about the carry-skip adder.
|
|
|
Introduction to lab 4 and tips for the prelab 4 home assignment.
|
|
|
This video explains the optimization of tapered buffers inserted for driving large capacitive loads.
|
|
|
An overview type of course introduction The Design Flow The MOSFET as a switch CMOS logic gates with pull-up and pull-down networks
|
|
|
Lecture on dynamic properties of CMOS inverter. Definition of effective resistance during switching. Inverter two-port model. Definition tau, the FO1 delay of an ideal inverter without parasitic…
|
|
|
In this video Lena derives the mean time between failures (MTBF) equation for metastability.
|
|
|
This is the lecture about RC delay and logical effort. Note that there is an error around 12.52. For the re-sized 2+1 And-Or-Invert gate the resulting logical efforts are not all the same:For inputs…
|